summaryrefslogtreecommitdiffstats
path: root/bts/expected-results.xml
AgeCommit message (Expand)AuthorFilesLines
2022-03-14BTS_Tests: add new test case TC_ho_physical_infoVadim Yanitskiy1-0/+6
2022-03-14bts/expected-results.xml: expect TC_sacch_chan_act_ho_async to passVadim Yanitskiy1-6/+1
2021-05-17bts: add first a5/4 testsEric Wild1-0/+2
2020-12-08bts/expected-results.xml: TC_sacch_chan_act_ho_sync should pass nowVadim Yanitskiy1-6/+1
2020-12-08bts/expected-results.xml: add missing SMSCB-over-SDCCH8 expectationsVadim Yanitskiy1-0/+10
2020-11-14bts: update some expectations in expected-results.xmlVadim Yanitskiy1-39/+7
2020-06-16bts/expected-results: TC_rsl_bs_pwr_static_{ass,power_control} pass nowVadim Yanitskiy1-12/+2
2020-05-19update expected resultsNeels Hofmeyr1-22/+154
2019-04-23BTS_Tests.ttcn: add TC_pcu_ext_rach_content() for 11-bit RACHVadim Yanitskiy1-0/+1
2019-01-23update expected resultsNeels Hofmeyr1-6/+28
2018-12-23BTS_Tests: Verify RSL MS POWER CONTROL and SACCH MS POWER LEVELPhilipp Maier1-0/+1
2018-09-06update expected resultsNeels Hofmeyr1-2/+2
2018-08-09add DTX fill frame BTS testsStefan Sperling1-0/+7
2018-07-26update expected test result for TC_sacch_multi_chgStefan Sperling1-3/+1
2018-05-14expected results: pass BTS_Test.TC_rll_rel_reqNeels Hofmeyr1-4/+2
2018-05-10update expected resultsHarald Welte1-24/+25
2018-05-09add bts/expected-results.xmlNeels Hofmeyr1-0/+91