aboutsummaryrefslogtreecommitdiffstats
path: root/clock-generator/clock-generator.sch
AgeCommit message (Expand)AuthorFilesLines
2019-06-19<osmo-clock-gen: add more TVS for exposed signals, clean up and finishMartin Schramm1-217/+825
2019-06-19osmo-clock-gen: capacitive coupling for XA input needed - added 100nMartin Schramm1-45/+74
2019-06-19clock-generator: compacting + place MTA100 header (solves OSM#4050)Martin Schramm1-721/+65
2019-06-19clock-generator: changes adressing OSM#4050Martin Schramm1-176/+790
2019-06-19clock-generator: insert changes discussed so far for v2Martin Schramm1-2655/+4994
2019-06-19clock-generator: add tracking LDO, make PCB four layerMartin Schramm1-235/+516
2019-06-19WIP: click-generator: Replace U3 (so far SAMD11) with SAMD21Harald Welte1-623/+608
2019-01-28clock-gen: Add BOM information + PDF exports of schematicsHarald Welte1-225/+2023
2019-01-27clock-gen: Minor changes; final version as orderedHarald Welte1-1/+1
2019-01-27clock-gen: Cosmetic changesHarald Welte1-966/+952
2019-01-27clock-gen: finish routing of PCB layoutHarald Welte1-177/+771
2019-01-26clock-gen: Connect EEPROM WP to GND to disable write-protectHarald Welte1-0/+4
2019-01-26clock-gen: Add SPI; UEXT header; mounting holes; do layout/routingHarald Welte1-23/+550
2019-01-23clock-generator: Most of the layoutHarald Welte1-1577/+1909
2019-01-23clock-generator: More schematics work; initial placement/groupingHarald Welte1-0/+509
2019-01-21clock-generator: More work on schematics (USB, UART, ESD)Harald Welte1-57/+868
2019-01-16initial check-in of upcoming clock-generator boardHarald Welte1-0/+4176