aboutsummaryrefslogtreecommitdiffstats
path: root/openpcd/pll.txt
blob: d086630e6ca8bc0df65e60a834b497c776569f60 (plain)
1
2
3
4
5
6
7
MAINCLK = 18.432MHz
PLLCLK(div=24,mul=125) = 96MHz
MCLK(divisor 2) = 48MHz
USB(divisor 2) = 48MHz
MC_FWR(FWS) = 2 		# 1 flash waitstate

SPCK(SCBR=10) = 4.8MHz		# 5MHz max clock RC632