aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/cache-v6.S
AgeCommit message (Expand)AuthorFilesLines
2012-09-25ARM: mm: implement LoUIS API for cache maintenance opsLorenzo Pieralisi1-0/+3
2012-05-02ARM: 7408/1: cacheflush: return error to userspace when flushing syscall failsWill Deacon1-6/+4
2011-07-07ARM: mm: cache-v6: Use the new processor struct macrosDave Martin1-13/+2
2011-05-26ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_areaWill Deacon1-0/+1
2010-12-14ARM: 6535/1: V6 MPCore v6_dma_inv_range and v6_dma_flush_range RWFO fixValentine Barshak1-8/+20
2010-10-04ARM: 6405/1: Handle __flush_icache_all for CONFIG_SMP_ON_UPTony Lindgren1-11/+19
2010-07-01ARM: 6188/1: Add a config option for the ARM11MPCore DMA cache maintenance wo...Catalin Marinas1-3/+12
2010-07-01ARM: 6187/1: The v6_dma_inv_range() function must preserve data on SMPCatalin Marinas1-1/+2
2010-05-08ARM: 6111/1: Implement read/write for ownership in the ARMv6 DMA cache opsCatalin Marinas1-4/+13
2010-02-15ARM: dma-mapping: fix for speculative prefetchingRussell King1-4/+6
2010-02-15ARM: dma-mapping: remove dmac_clean_range and dmac_inv_rangeRussell King1-4/+2
2010-02-15ARM: dma-mapping: provide per-cpu type map/unmap functionsRussell King1-0/+26
2009-12-14ARM: add size argument to __cpuc_flush_dcache_pageRussell King1-5/+6
2009-10-07ARM: 5746/1: Handle possible translation errors in ARMv6/v7 coherent_user_rangeCatalin Marinas1-2/+18
2009-04-30[ARM] 5488/1: ARM errata: Invalidation of the Instruction Cache operation can...Catalin Marinas1-0/+33
2006-03-10[ARM] 3356/1: Workaround for the ARM1136 I-cache invalidation problemCatalin Marinas1-3/+4
2006-02-01[ARM] 3294/1: don't invalidate individual BTB entries on ARMv6Nicolas Pitre1-12/+6
2005-09-30[ARM] 2940/1: Fix BTB entry flush in arch/arm/mm/cache-v6.SGen FUKATSU1-1/+8
2005-04-16Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds1-0/+227