crypto: n2 - Add Niagara2 crypto driver
Current deficiencies: 1) No HMAC hash support yet. 2) Although the algs are registered as ASYNC they always run synchronously. Signed-off-by: David S. Miller <davem@davemloft.net> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:
David S. Miller
Herbert Xu
parent
bf06099db1
commit
0a625fd2ab
|
|
@ -170,6 +170,18 @@ config CRYPTO_DEV_MV_CESA
|
|||
|
||||
Currently the driver supports AES in ECB and CBC mode without DMA.
|
||||
|
||||
config CRYPTO_DEV_NIAGARA2
|
||||
tristate "Niagara2 Stream Processing Unit driver"
|
||||
select CRYPTO_ALGAPI
|
||||
depends on SPARC64
|
||||
help
|
||||
Each core of a Niagara2 processor contains a Stream
|
||||
Processing Unit, which itself contains several cryptographic
|
||||
sub-units. One set provides the Modular Arithmetic Unit,
|
||||
used for SSL offload. The other set provides the Cipher
|
||||
Group, which can perform encryption, decryption, hashing,
|
||||
checksumming, and raw copies.
|
||||
|
||||
config CRYPTO_DEV_HIFN_795X
|
||||
tristate "Driver HIFN 795x crypto accelerator chips"
|
||||
select CRYPTO_DES
|
||||
|
|
|
|||
|
|
@ -1,6 +1,8 @@
|
|||
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_AES) += padlock-aes.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_SHA) += padlock-sha.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_GEODE) += geode-aes.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_NIAGARA2) += n2_crypto.o
|
||||
n2_crypto-objs := n2_core.o n2_asm.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_HIFN_795X) += hifn_795x.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_MV_CESA) += mv_cesa.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_TALITOS) += talitos.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,95 @@
|
|||
/* n2_asm.S: Hypervisor calls for NCS support.
|
||||
*
|
||||
* Copyright (C) 2009 David S. Miller <davem@davemloft.net>
|
||||
*/
|
||||
|
||||
#include <linux/linkage.h>
|
||||
#include <asm/hypervisor.h>
|
||||
#include "n2_core.h"
|
||||
|
||||
/* o0: queue type
|
||||
* o1: RA of queue
|
||||
* o2: num entries in queue
|
||||
* o3: address of queue handle return
|
||||
*/
|
||||
ENTRY(sun4v_ncs_qconf)
|
||||
mov HV_FAST_NCS_QCONF, %o5
|
||||
ta HV_FAST_TRAP
|
||||
stx %o1, [%o3]
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_qconf)
|
||||
|
||||
/* %o0: queue handle
|
||||
* %o1: address of queue type return
|
||||
* %o2: address of queue base address return
|
||||
* %o3: address of queue num entries return
|
||||
*/
|
||||
ENTRY(sun4v_ncs_qinfo)
|
||||
mov %o1, %g1
|
||||
mov %o2, %g2
|
||||
mov %o3, %g3
|
||||
mov HV_FAST_NCS_QINFO, %o5
|
||||
ta HV_FAST_TRAP
|
||||
stx %o1, [%g1]
|
||||
stx %o2, [%g2]
|
||||
stx %o3, [%g3]
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_qinfo)
|
||||
|
||||
/* %o0: queue handle
|
||||
* %o1: address of head offset return
|
||||
*/
|
||||
ENTRY(sun4v_ncs_gethead)
|
||||
mov %o1, %o2
|
||||
mov HV_FAST_NCS_GETHEAD, %o5
|
||||
ta HV_FAST_TRAP
|
||||
stx %o1, [%o2]
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_gethead)
|
||||
|
||||
/* %o0: queue handle
|
||||
* %o1: address of tail offset return
|
||||
*/
|
||||
ENTRY(sun4v_ncs_gettail)
|
||||
mov %o1, %o2
|
||||
mov HV_FAST_NCS_GETTAIL, %o5
|
||||
ta HV_FAST_TRAP
|
||||
stx %o1, [%o2]
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_gettail)
|
||||
|
||||
/* %o0: queue handle
|
||||
* %o1: new tail offset
|
||||
*/
|
||||
ENTRY(sun4v_ncs_settail)
|
||||
mov HV_FAST_NCS_SETTAIL, %o5
|
||||
ta HV_FAST_TRAP
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_settail)
|
||||
|
||||
/* %o0: queue handle
|
||||
* %o1: address of devino return
|
||||
*/
|
||||
ENTRY(sun4v_ncs_qhandle_to_devino)
|
||||
mov %o1, %o2
|
||||
mov HV_FAST_NCS_QHANDLE_TO_DEVINO, %o5
|
||||
ta HV_FAST_TRAP
|
||||
stx %o1, [%o2]
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_qhandle_to_devino)
|
||||
|
||||
/* %o0: queue handle
|
||||
* %o1: new head offset
|
||||
*/
|
||||
ENTRY(sun4v_ncs_sethead_marker)
|
||||
mov HV_FAST_NCS_SETHEAD_MARKER, %o5
|
||||
ta HV_FAST_TRAP
|
||||
retl
|
||||
nop
|
||||
ENDPROC(sun4v_ncs_sethead_marker)
|
||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,231 @@
|
|||
#ifndef _N2_CORE_H
|
||||
#define _N2_CORE_H
|
||||
|
||||
#ifndef __ASSEMBLY__
|
||||
|
||||
struct ino_blob {
|
||||
u64 intr;
|
||||
u64 ino;
|
||||
};
|
||||
|
||||
struct spu_mdesc_info {
|
||||
u64 cfg_handle;
|
||||
struct ino_blob *ino_table;
|
||||
int num_intrs;
|
||||
};
|
||||
|
||||
struct n2_crypto {
|
||||
struct spu_mdesc_info cwq_info;
|
||||
struct list_head cwq_list;
|
||||
};
|
||||
|
||||
struct n2_mau {
|
||||
struct spu_mdesc_info mau_info;
|
||||
struct list_head mau_list;
|
||||
};
|
||||
|
||||
#define CWQ_ENTRY_SIZE 64
|
||||
#define CWQ_NUM_ENTRIES 64
|
||||
|
||||
#define MAU_ENTRY_SIZE 64
|
||||
#define MAU_NUM_ENTRIES 64
|
||||
|
||||
struct cwq_initial_entry {
|
||||
u64 control;
|
||||
u64 src_addr;
|
||||
u64 auth_key_addr;
|
||||
u64 auth_iv_addr;
|
||||
u64 final_auth_state_addr;
|
||||
u64 enc_key_addr;
|
||||
u64 enc_iv_addr;
|
||||
u64 dest_addr;
|
||||
};
|
||||
|
||||
struct cwq_ext_entry {
|
||||
u64 len;
|
||||
u64 src_addr;
|
||||
u64 resv1;
|
||||
u64 resv2;
|
||||
u64 resv3;
|
||||
u64 resv4;
|
||||
u64 resv5;
|
||||
u64 resv6;
|
||||
};
|
||||
|
||||
struct cwq_final_entry {
|
||||
u64 control;
|
||||
u64 src_addr;
|
||||
u64 resv1;
|
||||
u64 resv2;
|
||||
u64 resv3;
|
||||
u64 resv4;
|
||||
u64 resv5;
|
||||
u64 resv6;
|
||||
};
|
||||
|
||||
#define CONTROL_LEN 0x000000000000ffffULL
|
||||
#define CONTROL_LEN_SHIFT 0
|
||||
#define CONTROL_HMAC_KEY_LEN 0x0000000000ff0000ULL
|
||||
#define CONTROL_HMAC_KEY_LEN_SHIFT 16
|
||||
#define CONTROL_ENC_TYPE 0x00000000ff000000ULL
|
||||
#define CONTROL_ENC_TYPE_SHIFT 24
|
||||
#define ENC_TYPE_ALG_RC4_STREAM 0x00ULL
|
||||
#define ENC_TYPE_ALG_RC4_NOSTREAM 0x04ULL
|
||||
#define ENC_TYPE_ALG_DES 0x08ULL
|
||||
#define ENC_TYPE_ALG_3DES 0x0cULL
|
||||
#define ENC_TYPE_ALG_AES128 0x10ULL
|
||||
#define ENC_TYPE_ALG_AES192 0x14ULL
|
||||
#define ENC_TYPE_ALG_AES256 0x18ULL
|
||||
#define ENC_TYPE_ALG_RESERVED 0x1cULL
|
||||
#define ENC_TYPE_ALG_MASK 0x1cULL
|
||||
#define ENC_TYPE_CHAINING_ECB 0x00ULL
|
||||
#define ENC_TYPE_CHAINING_CBC 0x01ULL
|
||||
#define ENC_TYPE_CHAINING_CFB 0x02ULL
|
||||
#define ENC_TYPE_CHAINING_COUNTER 0x03ULL
|
||||
#define ENC_TYPE_CHAINING_MASK 0x03ULL
|
||||
#define CONTROL_AUTH_TYPE 0x0000001f00000000ULL
|
||||
#define CONTROL_AUTH_TYPE_SHIFT 32
|
||||
#define AUTH_TYPE_RESERVED 0x00ULL
|
||||
#define AUTH_TYPE_MD5 0x01ULL
|
||||
#define AUTH_TYPE_SHA1 0x02ULL
|
||||
#define AUTH_TYPE_SHA256 0x03ULL
|
||||
#define AUTH_TYPE_CRC32 0x04ULL
|
||||
#define AUTH_TYPE_HMAC_MD5 0x05ULL
|
||||
#define AUTH_TYPE_HMAC_SHA1 0x06ULL
|
||||
#define AUTH_TYPE_HMAC_SHA256 0x07ULL
|
||||
#define AUTH_TYPE_TCP_CHECKSUM 0x08ULL
|
||||
#define AUTH_TYPE_SSL_HMAC_MD5 0x09ULL
|
||||
#define AUTH_TYPE_SSL_HMAC_SHA1 0x0aULL
|
||||
#define AUTH_TYPE_SSL_HMAC_SHA256 0x0bULL
|
||||
#define CONTROL_STRAND 0x000000e000000000ULL
|
||||
#define CONTROL_STRAND_SHIFT 37
|
||||
#define CONTROL_HASH_LEN 0x0000ff0000000000ULL
|
||||
#define CONTROL_HASH_LEN_SHIFT 40
|
||||
#define CONTROL_INTERRUPT 0x0001000000000000ULL
|
||||
#define CONTROL_STORE_FINAL_AUTH_STATE 0x0002000000000000ULL
|
||||
#define CONTROL_RESERVED 0x001c000000000000ULL
|
||||
#define CONTROL_HV_DONE 0x0004000000000000ULL
|
||||
#define CONTROL_HV_PROTOCOL_ERROR 0x0008000000000000ULL
|
||||
#define CONTROL_HV_HARDWARE_ERROR 0x0010000000000000ULL
|
||||
#define CONTROL_END_OF_BLOCK 0x0020000000000000ULL
|
||||
#define CONTROL_START_OF_BLOCK 0x0040000000000000ULL
|
||||
#define CONTROL_ENCRYPT 0x0080000000000000ULL
|
||||
#define CONTROL_OPCODE 0xff00000000000000ULL
|
||||
#define CONTROL_OPCODE_SHIFT 56
|
||||
#define OPCODE_INPLACE_BIT 0x80ULL
|
||||
#define OPCODE_SSL_KEYBLOCK 0x10ULL
|
||||
#define OPCODE_COPY 0x20ULL
|
||||
#define OPCODE_ENCRYPT 0x40ULL
|
||||
#define OPCODE_AUTH_MAC 0x41ULL
|
||||
|
||||
#endif /* !(__ASSEMBLY__) */
|
||||
|
||||
/* NCS v2.0 hypervisor interfaces */
|
||||
#define HV_NCS_QTYPE_MAU 0x01
|
||||
#define HV_NCS_QTYPE_CWQ 0x02
|
||||
|
||||
/* ncs_qconf()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_QCONF
|
||||
* ARG0: Queue type (HV_NCS_QTYPE_{MAU,CWQ})
|
||||
* ARG1: Real address of queue, or handle for unconfigure
|
||||
* ARG2: Number of entries in queue, zero for unconfigure
|
||||
* RET0: status
|
||||
* RET1: queue handle
|
||||
*
|
||||
* Configure a queue in the stream processing unit.
|
||||
*
|
||||
* The real address given as the base must be 64-byte
|
||||
* aligned.
|
||||
*
|
||||
* The queue size can range from a minimum of 2 to a maximum
|
||||
* of 64. The queue size must be a power of two.
|
||||
*
|
||||
* To unconfigure a queue, specify a length of zero and place
|
||||
* the queue handle into ARG1.
|
||||
*
|
||||
* On configure success the hypervisor will set the FIRST, HEAD,
|
||||
* and TAIL registers to the address of the first entry in the
|
||||
* queue. The LAST register will be set to point to the last
|
||||
* entry in the queue.
|
||||
*/
|
||||
#define HV_FAST_NCS_QCONF 0x111
|
||||
|
||||
/* ncs_qinfo()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_QINFO
|
||||
* ARG0: Queue handle
|
||||
* RET0: status
|
||||
* RET1: Queue type (HV_NCS_QTYPE_{MAU,CWQ})
|
||||
* RET2: Queue base address
|
||||
* RET3: Number of entries
|
||||
*/
|
||||
#define HV_FAST_NCS_QINFO 0x112
|
||||
|
||||
/* ncs_gethead()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_GETHEAD
|
||||
* ARG0: Queue handle
|
||||
* RET0: status
|
||||
* RET1: queue head offset
|
||||
*/
|
||||
#define HV_FAST_NCS_GETHEAD 0x113
|
||||
|
||||
/* ncs_gettail()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_GETTAIL
|
||||
* ARG0: Queue handle
|
||||
* RET0: status
|
||||
* RET1: queue tail offset
|
||||
*/
|
||||
#define HV_FAST_NCS_GETTAIL 0x114
|
||||
|
||||
/* ncs_settail()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_SETTAIL
|
||||
* ARG0: Queue handle
|
||||
* ARG1: New tail offset
|
||||
* RET0: status
|
||||
*/
|
||||
#define HV_FAST_NCS_SETTAIL 0x115
|
||||
|
||||
/* ncs_qhandle_to_devino()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_QHANDLE_TO_DEVINO
|
||||
* ARG0: Queue handle
|
||||
* RET0: status
|
||||
* RET1: devino
|
||||
*/
|
||||
#define HV_FAST_NCS_QHANDLE_TO_DEVINO 0x116
|
||||
|
||||
/* ncs_sethead_marker()
|
||||
* TRAP: HV_FAST_TRAP
|
||||
* FUNCTION: HV_FAST_NCS_SETHEAD_MARKER
|
||||
* ARG0: Queue handle
|
||||
* ARG1: New head offset
|
||||
* RET0: status
|
||||
*/
|
||||
#define HV_FAST_NCS_SETHEAD_MARKER 0x117
|
||||
|
||||
#ifndef __ASSEMBLY__
|
||||
extern unsigned long sun4v_ncs_qconf(unsigned long queue_type,
|
||||
unsigned long queue_ra,
|
||||
unsigned long num_entries,
|
||||
unsigned long *qhandle);
|
||||
extern unsigned long sun4v_ncs_qinfo(unsigned long qhandle,
|
||||
unsigned long *queue_type,
|
||||
unsigned long *queue_ra,
|
||||
unsigned long *num_entries);
|
||||
extern unsigned long sun4v_ncs_gethead(unsigned long qhandle,
|
||||
unsigned long *head);
|
||||
extern unsigned long sun4v_ncs_gettail(unsigned long qhandle,
|
||||
unsigned long *tail);
|
||||
extern unsigned long sun4v_ncs_settail(unsigned long qhandle,
|
||||
unsigned long tail);
|
||||
extern unsigned long sun4v_ncs_qhandle_to_devino(unsigned long qhandle,
|
||||
unsigned long *devino);
|
||||
extern unsigned long sun4v_ncs_sethead_marker(unsigned long qhandle,
|
||||
unsigned long head);
|
||||
#endif /* !(__ASSEMBLY__) */
|
||||
|
||||
#endif /* _N2_CORE_H */
|
||||
Reference in New Issue