summaryrefslogtreecommitdiffstats
path: root/bts/expected-results.xml
blob: bad4d6f127933b74bc102e24bcbaa28542a3de86 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
<?xml version="1.0"?>
<testsuite name='Titan' tests='85' failures='1' errors='0' skipped='1' inconc='0' time='MASKED'>
  <testcase classname='BTS_Tests' name='TC_chan_act_stress' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_chan_act_react' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_chan_deact_not_active' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_chan_act_wrong_nr' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_deact_sacch' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_sacch_filling' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_sacch_info_mod' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_sacch_multi' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_sacch_multi_chg' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rach_content' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rach_count' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rach_max_ta' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_meas_res_sign_tchf' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_meas_res_sign_tchh' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_meas_res_sign_sdcch4' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_meas_res_sign_sdcch8' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_meas_res_sign_tchh_toa256' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rsl_ms_pwr_ctrl' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_conn_fail_crit' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_paging_imsi_80percent' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_paging_tmsi_80percent' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_paging_imsi_200percent' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_paging_tmsi_200percent' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rsl_protocol_error' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rsl_mand_ie_error' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rsl_ie_content_error' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_default' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_1' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_2bis' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_2ter' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_2ter_2bis' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_2quater' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_13' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_si_sched_13_2bis_2ter_2quater' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_ipa_dlcx_not_active' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_ipa_crcx_twice_not_active' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_ipa_crcx_mdcx_dlcx_not_active' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_ipa_crcx_mdcx_mdcx_dlcx_not_active' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_ipa_crcx_sdcch_not_active' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_act_req' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_act_req_wrong_ts' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_act_req_wrong_bts' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_act_req_wrong_trx' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_deact_req' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_deact_req_wrong_ts' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_ver_si13' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_wrong_bts' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_wrong_trx' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_wrong_ts' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_ts_inactive' time='MASKED'>
    <skipped>no verdict</skipped>
  </testcase>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_pdtch' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_ptcch' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_agch' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_data_req_imm_ass_pch' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_rach_content' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_pcu_paging_from_rsl' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_osmo_pdch_act_deact' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_osmo_pdch_unsol_deact' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_osmo_pdch_double_act' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_osmo_pdch_tchf_act' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_osmo_pdch_tchh_act' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_ipa_pdch_act_deact' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_ipa_pdch_tchf_act' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_ipa_pdch_tchf_act_pdch_act_nack' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_dyn_ipa_pdch_act_tchf_act_nack' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_est_ind' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_est_req_DCCH_3' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_est_req_ACCH_3' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_rel_ind_DCCH_0' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_rel_ind_DCCH_3' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_rel_ind_ACCH_0' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_rel_ind_ACCH_3' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_rel_req' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_unit_data_req_DCCH' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_unit_data_req_ACCH' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_unit_data_ind_DCCH' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_rll_unit_data_ind_ACCH' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_chan_act_a51' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_chan_act_a52' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_chan_act_a53' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_encr_cmd_a51' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_encr_cmd_a52' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_encr_cmd_a53' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_lapdm_selftest' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_tch_sign_l2_fill_frame' time='MASKED'/>
  <testcase classname='BTS_Tests' name='TC_tch_sign_l2_fill_frame_dtxd' time='MASKED'>
    <failure type='fail-verdict'>Not enough fill frames received
      BTS_Tests.ttcn:MASKED BTS_Tests control part
      BTS_Tests.ttcn:MASKED TC_tch_sign_l2_fill_frame_dtxd testcase
    </failure>
  </testcase>
</testsuite>